This project is going to next Project in the Series of Camera Projects that has been published on CircuitValley. I stared with First Ever Open source USB UVC Stack making first ever PIC32 USB Camera, Then move to Camera Based on CYUSB USB3.0 Controller Then came Lattice MachXO3 Based High Speed Camera, After that i made Lattice Crosslink NX Cameras, This is going to be 5th Generation of CircuitValley Open Camera System that you can actually Buy and Use in your application, Customize or get Adapted to your Application.
CHC5 is word's First Commercially available Modular Camera System that can be Customized and adapted to Different Application with not Just different Lens Objective But also Sensor with just click of button.
CHC5 Camera platform is Based on ZYNQ 7000 FPGA SoC, it Contains a Descent size FPGA integrated with Dual Core Arm Cortext-A9 Dual Core CPU. This create Really high Speed Integrated System That contains really High Performance CPU for real complex tasks while FPGA part Take Care of High Speed Calculation and Correction on the Image Itself. With This Large FPGA Available at disposal of CPU AI/Machine Vision Specific Algorithm and Complex Low Latency Hardware Acceleration can be put onto PL in part and also full.
 |
.gif)
Camera Platform Specification
Interchangeable Lens Mount
- Minimum flange distance of 8.75mm makes it possible to connect almost any lens
- Currently available lens mounts:
- C-Mount
- CS-Mount
- Canon RF-Mount (Manual Controls)
- Sony E-Mount (Manual Controls)
- M42 Mount with Multiple Flange Distance
- S Mount
- M43 or Custom Lens Mount
Frame Rate
- Virtually no frame rate limit
- 600 Mpixel/second ISP processing rate
- ISP max:
- 640×480 ~2000 FPS
- 1080p ~170 FPS
- 4K ~40 FPS
Supported Sensor Specs
- Sensors : Supports all Sensor that meets Sensor Specs
- Interface : All MIPI D-PHY/LVDS/Sub LVDS/Low Voltage LVDS/SLVS Sensors
- Resolution : ~128Mpixel Max, No Min limit
- Shutter : Global or Rolling Shutter
- Number of Data Lanes : upto 8 Lanes, 4 Lanes x1ch or 4Lane x2ch
- Number of Sensors: 2 (4 Lanes), 3 (2 Lanes)
- Max Data rate : 1.25Gbps/Lane, max 10Gbps with 8Lanes
- Pixel format: RAW8, RAW12, RAW14 , PWL HDR
- Freely user configurable Frame rate
- Frame rate is sensor and Streaming Interface Dependent
- Frame rate Details provided in individual Sensor specs
CHC5 Enclosure and Mounting System
 |
| Sensor PCB mount Supports Internal Filter and Internal Reflection Mitigation Device |
.gif)
 |
| Canon RF Mount |
 |
| CHC5 Enclosure Core |
 |
| CHC5 Enclosure Back |
 |
| CHC5 Back Thermal Contact |
Currently Available Sensors
Rolling Shutter
- IMX477 : 12.3M Generic High quality
- IMX485: 8.4M Low Light, High Sensitivity Large Pixel/Senor
- IMX678 : 8.4M Low Light, Very High Sensitivity
- IMX585 : 8.4M Color Low Light, Even Higher Sensitivity Larger Pixel/Sensor
- IMX585: 8.4M Mono Even Higher Sensitivity then IMX585 Color
- IMX283 : 20.3M Large 1inch Sensor size
- IMX294 : 10.7M Massive 4/3 Format, Low Light, High Sensitivity
- OX08B40 : 8.3M 140 dB Extreme Dynamic Range PWL HDR Automotive Sensor
Global Shutter
- IMX568 : 5.1M Global Shutter Sensor
- IMX565 : 12.3M Global Shutter Large Sensor Size
Filter
- Internal, user-changeable IR cut filter
- External, user-changeable standard 43mm filter mount
Camera Interface
- USB3 5 Gbps - USB UVC, USB3 Vision
- Ethernet 1 Gbps - GigE Vision, Optional PoE
- HDMI 1080p
- Simultaneous streaming over all 3 interfaces
Streaming Protocols
- USB3 : UVC (Standard Web Cam), USB3 Vision
- Ethernet: GigE Vision , Optional PoE
- HDMI: Standard
Aux I/O
- 1× Isolated input, user-configurable
- 1× Isolated output, user-configurable
ISP Specification
ISP Specifications
- Camera ISP on FPGA Logic
- Black Level Correction
- Demosaic
- 3A Engine
- Auto White Balance
- Auto Exposure
- Auto Focus
- Auto Gain
- Color Space Conversion
- Gamma Correction
- Video Processing for HDMI
- Dedicated USB , Ethernet and HDMI Pipeline
- Simultaneous USB , Ethernet and HDMI operation
- Dedicated GigE Vision, USB3 Vision, UVC and HDMI Pipeline
- Frame Rate Conversion Specifically for HDMI
- Supports 1 to 4 Pixel Per Clock
- 150Mhz Video Pipeline Clock
- ~600Mpixel/Second Peak Processing Rate
CHC5 ISP
Hardware Platform
So I picked the SoC to use for CHC5 because the There is lot going on it being a Camera Platform Rather than Just a embedded fix function camera with Zynq has the FPGA part and also the ARM Cortex-A9 thingy that does it all inside one single chip. All FPGA solution would either need a Soft Core CPU or lot of Fabric will be wasted on Web and Stuff.
I Picked Zynq 7000 because its well respected SoC Well Supported. I chose to have linux as platform rather than Embedded due the number of components involved. Linux V4L2 Proved a standard Path and Template for Component and Driver Development and worked Real Well. Ethernet Stack along With DDR3 Control with Multiple DMAs and VDMA and Web Software having everything in Bare metal would have need lot of low level tweaks and Attention to work So Linux was obvious and This made a SoC Rather than just Bare FPGA an obvious thing to chose.
- MIPI Connector 100pin Carries I2C + Some Single Ended Controls, 8 Data + 2 Clock MIPI Lanes , Total 14 Differential Pairs Routed , Supports 8 Lanes MIPI, LVDS , Sub LVDS/Low Voltage LVDS, SLVS And other Interfaces , Supports 1 to 4 Sensors , May be even Many More 1 Lane Sensors
- PL Connector 29 Pairs Differential Routed ,for 32GPIF along with Many Control Lines HDMI Pairs
- PS Connector Carry Ethernet/USB OTG and Other PS Specific Connections
CHC5 Core Board Schematic
Interface Board
CH5IO5G Board Specially Prepared for High Speed Streaming and Debugging with Full Size JTAG and Both Zynq and FX3 Interface Available. There a solderable jumper to Select Boot media either Flash or uSD , There is Factory Restore Button to Reset Camera config Along with Status LED for USB and Core System.
CH5IO5G Board Schematic
Comments
Post a Comment